vhdl - 磁力管家 - 男人都爱上的磁力连接搜索引擎

【压缩文件】 [ FreeCourseWeb.com ] Udemy - Xilinx VIVADO Beginner Course for FPGA Development in VHDL.zip

收录时间:2021-03-19 文档个数:1 文档大小:309.8 MB 最近下载:2025-05-16 人气:1415 磁力链接

[ FreeCourseWeb.com ] Udemy - Xilinx VIVADO Beginner Course for FPGA Development in VHDL.zip 309.8 MB

猜你喜欢： Development VHDL zip FPGA Beginner Course Udemy VIVADO FreeCourseWeb Xilinx

【影视】 Get Started with VHDL Programming Design Your Own Hardware

收录时间:2021-03-23 文档个数:90 文档大小:1.1 GB 最近下载:2025-05-15 人气:4287 磁力链接

[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/6. VHDL Program Structure/1. VHDL Program Structure.mp4 119.0 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/13. Difference between Signals and Variables in VHDL/1. Difference between Signals and Variables in VHDL.mp4 112.3 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/14. Wait on and Wait Until in VHDL/1. Wait on and Wait Until in VHDL.mp4 81.4 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/15. Conditional Statements In VHDL IF THEN ELSIF ELSE/1. Conditional Statements In VHDL IF THEN ELSIF ELSE.mp4 64.2 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/7. Extra/1. Download and Install.mp4 58.0 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/16. Sensitivity List in VHDL/1. Create a Process with A Sensitivity List in VHDL.mp4 57.9 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/17. Std_logic Datatype/1. Std_logic Datatype.mp4 54.7 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/13. Difference between Signals and Variables in VHDL/2. Test the Difference between Signals and Variables in VHDL.mp4 53.9 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/15. Conditional Statements In VHDL IF THEN ELSIF ELSE/2. Test Conditional Statements In VHDL.mp4 39.6 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/8. Write Your First VHDL Code/1. Write Your First VHDL Code.mp4 37.9 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/17. Std_logic Datatype/2. Simple Test Std_logic DataType.mp4 37.8 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/5. VHDL Design Flow/1. VHDL Design Flow.mp4 36.8 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/14. Wait on and Wait Until in VHDL/2. Test Wait on and Wait Until in VHDL.mp4 33.9 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/10. Loop and Exit in VHDL/1. How to use Loop and Exit in VHDL.mp4 32.3 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/8. Write Your First VHDL Code/2. Test Hello World Code.mp4 31.4 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/12. While Loop in VHDL/2. Test While Loop in VHDL.mp4 27.1 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/2. VHDL/1. What is VHDL.mp4 24.4 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/16. Sensitivity List in VHDL/2. Test Sensitivity List in VHDL.mp4 23.3 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/11. For-Loop in VHDL/1. How to use For-Loop in VHDL.mp4 21.9 MB
[TutsNode.com] - Get Started with VHDL Programming Design Your Own Hardware/9. Time delay in VHDL/1. How to add a time delay in VHDL.mp4 20.6 MB

猜你喜欢： Own VHDL Get Started Programming Hardware Design Your

【压缩文件】 [ DevCourseWeb.com ] Udemy - Get Started with VHDL Programming - Design Your Own Hardware.zip

收录时间:2021-03-28 文档个数:1 文档大小:1.1 GB 最近下载:2025-05-15 人气:544 磁力链接

[ DevCourseWeb.com ] Udemy - Get Started with VHDL Programming - Design Your Own Hardware.zip 1.1 GB

猜你喜欢： Hardware Own zip VHDL Get Started Programming Udemy DevCourseWeb Design

【压缩文件】 [ FreeCourseWeb.com ] Udemy - Learn VHDL Design using Xilinx Zynq-7000 ARM-FPGA SoC.zip

收录时间:2021-04-22 文档个数:1 文档大小:1.6 GB 最近下载:2025-05-15 人气:3338 磁力链接

[ FreeCourseWeb.com ] Udemy - Learn VHDL Design using Xilinx Zynq-7000 ARM-FPGA SoC.zip 1.6 GB

猜你喜欢： SoC zip FPGA VHDL Zynq using Udemy FreeCourseWeb Learn Xilinx

【压缩文件】 [ FreeCourseWeb.com ] PluralSight - Getting Started with FPGA Programming with VHDL.zip

收录时间:2021-05-08 文档个数:1 文档大小:502.5 MB 最近下载:2025-05-16 人气:1020 磁力链接

[ FreeCourseWeb.com ] PluralSight - Getting Started with FPGA Programming with VHDL.zip 502.5 MB

猜你喜欢： PluralSight zip VHDL FPGA Getting Started Programming FreeCourseWeb com

【压缩文件】 [ FreeCourseWeb.com ] Udemy - Digital Circuits & System Design with VHDL.zip

收录时间:2021-05-29 文档个数:1 文档大小:439.8 MB 最近下载:2025-05-16 人气:2855 磁力链接

[ FreeCourseWeb.com ] Udemy - Digital Circuits & System Design with VHDL.zip 439.8 MB

猜你喜欢： zip VHDL Circuits System Udemy FreeCourseWeb Digital Design com

【压缩文件】 [ FreeCourseWeb.com ] Udemy - Xilinx FPGAs- Learning Through Labs using VHDL.zip

收录时间:2021-06-19 文档个数:1 文档大小:1.2 GB 最近下载:2025-05-14 人气:2058 磁力链接

[ FreeCourseWeb.com ] Udemy - Xilinx FPGAs- Learning Through Labs using VHDL.zip 1.2 GB

猜你喜欢： Labs zip VHDL Udemy FPGAs FreeCourseWeb Learning using Xilinx Through

【影视】 [ CourseBoat.com ] Udemy - Designing Digital Systems Using VHDL - An introduction

收录时间:2022-01-09 文档个数:246 文档大小:3.5 GB 最近下载:2025-05-16 人气:5994 磁力链接

~Get Your Files Here !/4. Start of simulation and design/11. Changing the names of the signals.mp4 136.8 MB
~Get Your Files Here !/4. Start of simulation and design/18. Seneric inside NTT.mp4 130.1 MB
~Get Your Files Here !/4. Start of simulation and design/9. Test Bench Types.mp4 117.3 MB
~Get Your Files Here !/4. Start of simulation and design/16. Demultiplexter.mp4 101.4 MB
~Get Your Files Here !/4. Start of simulation and design/27. Type Conversion Simulation.mp4 97.4 MB
~Get Your Files Here !/4. Start of simulation and design/21. Generic Example.mp4 75.1 MB
~Get Your Files Here !/4. Start of simulation and design/22. ISE Library Section.mp4 73.5 MB
~Get Your Files Here !/2. basic concepts of digital/7. Sequential logic idea.mp4 71.7 MB
~Get Your Files Here !/4. Start of simulation and design/7. Designing the Gate Level.mp4 70.1 MB
~Get Your Files Here !/4. Start of simulation and design/14. BCD code to Excess-3.mp4 61.2 MB
~Get Your Files Here !/3. tips to use ISE/16. ISE warnings.mp4 57.3 MB
~Get Your Files Here !/4. Start of simulation and design/26. Type Conversion in ISE.mp4 51.5 MB
~Get Your Files Here !/2. basic concepts of digital/52. Synchronous vs Asynchronous.mp4 50.8 MB
~Get Your Files Here !/3. tips to use ISE/14. ISE Schematic.mp4 48.8 MB
~Get Your Files Here !/3. tips to use ISE/8. FIFO operation.mp4 47.6 MB
~Get Your Files Here !/3. tips to use ISE/13. Synthesize.mp4 46.5 MB
~Get Your Files Here !/3. tips to use ISE/15. ISE Signals.mp4 46.3 MB
~Get Your Files Here !/3. tips to use ISE/12. ISE Design properties.mp4 46.1 MB
~Get Your Files Here !/2. basic concepts of digital/2. Basic Concepts of Digital.mp4 45.0 MB
~Get Your Files Here !/3. tips to use ISE/9. General Purpose processor.mp4 41.1 MB

猜你喜欢： VHDL introduction Designing Udemy CourseBoat Systems Digital Using com

【压缩文件】 XILINX 3.1 & Active VHDL.rar

收录时间:2022-01-12 文档个数:1 文档大小:503.1 MB 最近下载:2024-09-21 人气:5 磁力链接

XILINX 3.1 & Active VHDL.rar 503.1 MB

猜你喜欢： XILINX Active rar VHDL 3.1

【压缩文件】 [ DevCourseWeb.com ] Udemy - Advanced VHDL for Verification.zip

收录时间:2022-01-16 文档个数:1 文档大小:962.6 MB 最近下载:2025-05-16 人气:5983 磁力链接

[ DevCourseWeb.com ] Udemy - Advanced VHDL for Verification.zip 962.6 MB

猜你喜欢： zip VHDL Udemy DevCourseWeb Verification com Advanced

【影视】 [ TutPig.com ] Udemy - Learn VHDL, PLS's and FPGA (Digital Electronic 2)

收录时间:2022-01-29 文档个数:53 文档大小:3.2 GB 最近下载:2025-05-16 人气:2831 磁力链接

~Get Your Files Here !/12. Processor Design and its VHDL/1. Simple Processor Design and its VHDL.mp4 489.0 MB
~Get Your Files Here !/5. Multiplexers and Shannon Expansion/1. Multiplexers and Shannon Expansion.mp4 323.1 MB
~Get Your Files Here !/4. VHDL Adders Multiplier Narrated/1. VHDL for adders, Multiplier.mp4 308.1 MB
~Get Your Files Here !/11. VHDL code of the bus design with SWAP operation/1. VHDL code of the bus design with SWAP operation.mp4 238.9 MB
~Get Your Files Here !/3. Half Adders, Full Adders, RCA, CLA/1. HA FA RCA CLA.mp4 209.8 MB
~Get Your Files Here !/7. Conditional statement generate statement/1. Conditional statement, Generate statement, Sequential Assignment, VHDL operators.mp4 205.8 MB
~Get Your Files Here !/6. Decoders Arithmetic Comparator Selected signal assignment/1. Decoders, Arithmetic Comparator, Selected signal assignment.mp4 199.4 MB
~Get Your Files Here !/13. Modelsim/3. Modelsim Tutorial 2.mp4 198.7 MB
~Get Your Files Here !/9. VHDL gated latches flipflops, registers and counter/1. VHDL for Latches, FlipFlops, registers and counters.mp4 166.1 MB
~Get Your Files Here !/10. VHDL parallel load counters and bus design/1. Parallel Load counters and bus design.mp4 163.5 MB
~Get Your Files Here !/1. Introduction/1. Introduction to CAD tools.mp4 152.4 MB
~Get Your Files Here !/13. Modelsim/2. Modelsim Tutorial 1.mp4 134.6 MB
~Get Your Files Here !/8. latches flipflops shift and parallel access registers/1. Latches, FlipFlops, parallel access and shift registers.mp4 122.1 MB
~Get Your Files Here !/2. Numbers Representations & LUTs, PLDs, FPGA/2. LUTs, PLDs, FPGA.mp4 116.6 MB
~Get Your Files Here !/2. Numbers Representations & LUTs, PLDs, FPGA/1. Numbers Representations.mp4 93.2 MB
~Get Your Files Here !/1. Introduction/1.1 Fundamentals Of Digital Logic With VHDL Design 3rd Edition.pdf 12.8 MB
~Get Your Files Here !/4. VHDL Adders Multiplier Narrated/1.1 CENG335 Lecture 2 VHDL Adders Multiplier Narrated.pptx 3.4 MB
~Get Your Files Here !/3. Half Adders, Full Adders, RCA, CLA/1.1 CENG335 Lecture 3 HA FA RCA CLA.pptx 3.0 MB
~Get Your Files Here !/5. Multiplexers and Shannon Expansion/1.1 CENG335 Lecture 4 Multiplexers and Shannon Expansion.pptx 2.6 MB
~Get Your Files Here !/12. Processor Design and its VHDL/1.6 Exercises_set1_solution_part2.pdf 2.5 MB

猜你喜欢： PLS FPGA VHDL Electronic Digital Udemy Learn TutPig com

【文档书籍】 Pedroni V. Circuit design with VHDL 3ed 2020

收录时间:2022-02-04 文档个数:2 文档大小:100.3 MB 最近下载:2025-05-16 人气:1137 磁力链接

Pedroni V. Circuit design with VHDL 3ed 2020.pdf 82.4 MB
Pedroni V. Circuit design with VHDL 3ed 2020_(1).pdf 17.9 MB

猜你喜欢： VHDL 3ed 2020 Circuit design Pedroni

【压缩文件】 [ FreeCourseWeb.com ] Udemy - Designing a Processor with VHDL and Xilinx Vivado.rar

收录时间:2022-02-10 文档个数:1 文档大小:1.5 GB 最近下载:2025-05-15 人气:2472 磁力链接

[ FreeCourseWeb.com ] Udemy - Designing a Processor with VHDL and Xilinx Vivado.rar 1.5 GB

猜你喜欢： VHDL Udemy Vivado FreeCourseWeb Designing Xilinx rar com Processor

【文档书籍】 [ DevCourseWeb.com ] Circuit Design with VHDL (The MIT Press), 3rd Edition (True EPUB)

收录时间:2022-02-25 文档个数:3 文档大小:90.2 MB 最近下载:2025-02-16 人气:111 磁力链接

~Get Your Files Here !/CircuitDesignwithVHDL-VolneiA.Pedroni.epub 90.2 MB
~Get Your Files Here !/Bonus Resources.txt 357 Bytes
Get Bonus Downloads Here.url 182 Bytes

猜你喜欢： 3rd VHDL True DevCourseWeb Edition Design Circuit Press com MIT

【压缩文件】 [ DevCourseWeb.com ] Udemy - Basic Concepts - Programmable Digital Logic Design with VHDL.zip

收录时间:2022-04-11 文档个数:1 文档大小:3.1 GB 最近下载:2024-12-24 人气:49 磁力链接

[ DevCourseWeb.com ] Udemy - Basic Concepts - Programmable Digital Logic Design with VHDL.zip 3.1 GB

猜你喜欢： Digital zip VHDL Concepts Udemy DevCourseWeb Design Logic Basic Programmable

【文档书籍】 LaMeres B. Introduction to Logic Circuits and Logic Design with VHDL 3ed 2023

收录时间:2023-12-18 文档个数:4 文档大小:321.4 MB 最近下载:2025-05-16 人气:4238 磁力链接

LaMeres B. Quick Start Guide to Verilog 2ed 2023.pdf 176.6 MB
LaMeres B. Embedded Sys. Design using the MSP430FR2355 2ed 2023.pdf 59.2 MB
LaMeres B. Introduction to Logic Circuits & Logic Design with VHDL 3ed 2023.pdf 58.4 MB
LaMeres B. Quick Start Guide to VHDL 2ed 2023.pdf 27.2 MB

猜你喜欢： Logic VHDL LaMeres 2023 Circuits Introduction 3ed Design

【文档书籍】 LaMeres B. Quick Start Guide to VHDL 2ed 2023

收录时间:2024-01-04 文档个数:3 文档大小:263.1 MB 最近下载:2025-05-16 人气:2556 磁力链接

LaMeres B. Quick Start Guide to Verilog 2ed 2023.pdf 176.6 MB
LaMeres B. Embedded Systems Design using the MSP430FR2355 LaunchPad 2ed 2023.pdf 59.2 MB
LaMeres B. Quick Start Guide to VHDL 2ed 2023.pdf 27.2 MB

猜你喜欢： VHDL LaMeres Start 2023 Quick Guide 2ed

【文档书籍】 [ CourseLala.com ] Digital Design Using VHDL - A Systems Approach (Solution Manual, Solutions)

收录时间:2024-04-23 文档个数:633 文档大小:238.9 MB 最近下载:2025-05-15 人气:1287 磁力链接

~Get Your Files Here !/Figures/PPT/Chapter-16.ppt 9.3 MB
~Get Your Files Here !/Figures/PPT/Chapter-08.ppt 8.1 MB
~Get Your Files Here !/Figures/PPT/Chapter-18.ppt 6.5 MB
~Get Your Files Here !/Figures/PPT/Chapter-09.ppt 6.3 MB
~Get Your Files Here !/Figures/PPT/Chapter-07.ppt 6.2 MB
~Get Your Files Here !/Figures/PPT/Chapter-17.ppt 5.4 MB
~Get Your Files Here !/Figures/PPT/Chapter-12.ppt 4.1 MB
~Get Your Files Here !/Figures/PPT/Chapter-19.ppt 3.6 MB
~Get Your Files Here !/Figures/PPT/Chapter-10.ppt 3.4 MB
~Get Your Files Here !/Lectures/lect.06.Sequential.pptx 3.2 MB
~Get Your Files Here !/Figures/PPT/Chapter-14.ppt 3.2 MB
~Get Your Files Here !/Figures/PPT/Chapter-13.ppt 3.1 MB
~Get Your Files Here !/Figures/PPT/App-B.ppt 2.9 MB
~Get Your Files Here !/Figures/PPT/Chapter-23.ppt 2.9 MB
~Get Your Files Here !/Lectures/lect.13.Metastability.pptx 2.8 MB
~Get Your Files Here !/Lectures/lect.14.seqovf.pptx 2.5 MB
~Get Your Files Here !/Lectures/lect.09.uCode.pptx 2.5 MB
~Get Your Files Here !/Lectures/lect.15.SysTopics.pptx 2.4 MB
~Get Your Files Here !/Lectures/lect.08.Factor.pptx 2.2 MB
~Get Your Files Here !/Figures/PPT/Chapter-29.ppt 2.0 MB

猜你喜欢： VHDL Approach Manual CourseLala Solution Design Systems Digital Using com

【文档书籍】 Introduction to Logic Circuits & Logic Design with VHDL 3rd Edition

收录时间:2024-09-06 文档个数:4 文档大小:354.8 MB 最近下载:2025-05-15 人气:991 磁力链接

978-3-031-42547-9.epub 296.4 MB
978-3-031-42547-9.pdf 58.4 MB
1337x.to.url 164 Bytes
Free Premiums.txt 81 Bytes

猜你喜欢： Logic VHDL 3rd Edition Introduction Circuits Design

【影视】 [ DevCourseWeb.com ] Udemy - Hands-on development of cpu- soc on FPGA using vhdl(verilog)

收录时间:2025-02-13 文档个数:22 文档大小:2.7 GB 最近下载:2025-05-15 人气:1068 磁力链接

~Get Your Files Here !/18 -888.mp4 461.5 MB
~Get Your Files Here !/14 -how to control memory operation, register operation, alu operation etc.mp4 304.8 MB
~Get Your Files Here !/6 -Extracting instruction set from RISC-V datasheet.mp4 261.9 MB
~Get Your Files Here !/8 -how to setup the read and write register alias table.mp4 203.3 MB
~Get Your Files Here !/7 -introducing the counter-track out-of-order execution.mp4 176.0 MB
~Get Your Files Here !/17 -the cache control.mp4 171.0 MB
~Get Your Files Here !/16 -how to setup the cache control for hit, miss, cache address and memory address.mp4 150.4 MB
~Get Your Files Here !/15 -how control handles cache misses and cache hit.mp4 128.1 MB
~Get Your Files Here !/13 -how to connect different units using the control.mp4 127.9 MB
~Get Your Files Here !/19 -top wiring and conclusion.mp4 110.6 MB
~Get Your Files Here !/3 -accessing resource file.mp4 110.4 MB
~Get Your Files Here !/9 -feedback how to return registers after instruction exec using output buffers.mp4 101.4 MB
~Get Your Files Here !/5 -how to link program memory to instruction buffer and program counter buffer.mp4 86.8 MB
~Get Your Files Here !/11 -architecture of a register bank.mp4 72.5 MB
~Get Your Files Here !/12 -how to handle multiple function units. introducing memory buffers.mp4 54.7 MB
~Get Your Files Here !/10 -How to design a simple ALU.mp4 49.2 MB
~Get Your Files Here !/2 -Architecture of the design.mp4 47.9 MB
~Get Your Files Here !/4 -How to design the program memory.mp4 39.5 MB
~Get Your Files Here !/1 -Introduction.mp4 21.2 MB
~Get Your Files Here !/3 -class_resources.zip 11.6 MB

猜你喜欢： development soc vhdl FPGA Udemy DevCourseWeb verilog Hands using com

磁力管家

分享给好友

热门搜索