fpga - 磁力管家 - 男人都爱上的磁力连接搜索引擎

【影视】 [udemy] Xilinx Vivado Beginners Course to FPGA Development in VHDL [MyFOM]

收录时间:2017-02-10 文档个数:15 文档大小:483.8 MB 最近下载:2025-05-16 人气:3338 磁力链接

MyFreeOnlineMovies.co.uk.html 189.0 kB
Section 1 Introduction to Vivado/How to Download and Install Xilinx Vivado Design Suite.mp4 42.2 MB
Section 1 Introduction to Vivado/Introduction.mp4 16.9 MB
Section 2 Lab 1/Coding and Simulating Simple VHDL in Vivado.mp4 36.2 MB
Section 2 Lab 1/Downloading the Bit-stream to the FPGA.mp4 48.5 MB
Section 2 Lab 1/Implementation of VHDL Design in Vivado and IO Pin Planning.mp4 72.5 MB
Section 2 Lab 1/Introduction to the Vivado Design Suite Interface and Creating a New Project.mp4 47.8 MB
Section 3 Lab 2/Design a Block RAM in IP Integrator.mp4 53.0 MB
Section 3 Lab 2/Simulating BRAM memory IP in Vivado.mp4 23.3 MB
Section 4 Lab 3/Designing a Microblaze Soft Processor in Vivado IP Integrator.mp4 62.0 MB
Section 4 Lab 3/Generating a Microblaze using TCL commands in Vivado.mp4 21.1 MB
Section 4 Lab 3/Learn VHDL by Example.mp4 60.0 MB
Section 4 Lab 3/New Text Document.txt 52 Bytes
Section 5 Conclusion and Bonus Section/Sorry the files are deleted bare with me.txt 51 Bytes
Torrent Downloaded from Glodls.to.txt 237 Bytes

猜你喜欢： Development VHDL FPGA Course udemy Beginners Vivado Xilinx MyFOM

【影视】 [UdemyCourseDownloader] Learning FPGA Development

收录时间:2022-04-04 文档个数:59 文档大小:207.4 MB 最近下载:2025-05-16 人气:1658 磁力链接

5 - 4._Implementation/27. Xilinx_hardware_demo.mp4 22.6 MB
5 - 4._Implementation/26. Xilinx_implementation_demo.mp4 22.0 MB
5 - 4._Implementation/23. Intel_implementation_demo.mp4 13.9 MB
4 - 3._Hardware_Description_Languages/19. 4-bit_adder_simulation_example.mp4 13.1 MB
4 - 3._Hardware_Description_Languages/20. Sequential_logic_simulation_example.mp4 12.3 MB
5 - 4._Implementation/24. Intel_hardware_demo.mp4 12.3 MB
3 - 2._Embedded_Development_Process/09. FPGA_development_process_overview.mp4 9.8 MB
1 - Introduction/01. Get_your_digital_design_journey_started.mp4 9.0 MB
4 - 3._Hardware_Description_Languages/16. Verilog_primer.mp4 8.8 MB
3 - 2._Embedded_Development_Process/10. FPGA_families_and_development_boards.mp4 8.2 MB
2 - 1._Field_Programmable_Gate_Arrays/08. Other_blocks.mp4 7.8 MB
2 - 1._Field_Programmable_Gate_Arrays/06. Inside_an_FPGA_-_Logic_blocks.mp4 7.6 MB
4 - 3._Hardware_Description_Languages/15. Verilog_and_VHDL.mp4 7.1 MB
4 - 3._Hardware_Description_Languages/14. Digital_system_modeling.mp4 6.6 MB
Ex_Files_FPGA_Development.zip 5.6 MB
5 - 4._Implementation/25. Demo_system_for_the_Xilinx_platform.mp4 5.0 MB
5 - 4._Implementation/22. Demo_system_for_the_Intel_platform.mp4 4.4 MB
3 - 2._Embedded_Development_Process/11. Electronic_design_automation_tools.mp4 3.8 MB
2 - 1._Field_Programmable_Gate_Arrays/07. Inside_an_FPGA_-_Interconnects.mp4 3.4 MB
5 - 4._Implementation/21. FPGA_example_implementation_requirements.mp4 3.2 MB

猜你喜欢： Development UdemyCourseDownloader FPGA Learning

【压缩文件】 [ DevCourseWeb.com ] Udemy - FPGA Embedded Design, Part 3 - EDA Tools.zip

收录时间:2021-05-08 文档个数:1 文档大小:1.2 GB 最近下载:2025-05-16 人气:2241 磁力链接

[ DevCourseWeb.com ] Udemy - FPGA Embedded Design, Part 3 - EDA Tools.zip 1.2 GB

猜你喜欢： EDA FPGA Embedded Tools Udemy DevCourseWeb Part Design zip com

【压缩文件】 [ FreeCourseWeb.com ] Udemy - FPGA Image Processing.zip

收录时间:2021-05-09 文档个数:1 文档大小:1.9 GB 最近下载:2025-05-16 人气:1916 磁力链接

[ FreeCourseWeb.com ] Udemy - FPGA Image Processing.zip 1.9 GB

猜你喜欢： zip FPGA Image Processing Udemy FreeCourseWeb com

【影视】 [ DevCourseWeb.com ] Udemy - Vivado 2020 - Learn Fpga Development Today!

收录时间:2023-12-23 文档个数:63 文档大小:669.5 MB 最近下载:2025-05-16 人气:2974 磁力链接

~Get Your Files Here !/3 - VHDL/13 - Implement your design.mp4 55.5 MB
~Get Your Files Here !/5 - Processor options/20 - Testing and Simulating.mp4 51.6 MB
~Get Your Files Here !/3 - VHDL/12 - Simulating your VHDL code.mp4 48.6 MB
~Get Your Files Here !/5 - Processor options/26 - Generate HDL commands from c based code.mp4 39.2 MB
~Get Your Files Here !/5 - Processor options/24 - Implement a Micro blaze soft Processor.mp4 38.5 MB
~Get Your Files Here !/4 - Memory/19 - Creating a memory block in the integrator.mp4 36.2 MB
~Get Your Files Here !/3 - VHDL/10 - Creating your first project in Vivado.mp4 33.2 MB
~Get Your Files Here !/3 - VHDL/8 - Intro to VHDL.mp4 30.4 MB
~Get Your Files Here !/1 - Introduction/1 - The digital design fundamentals you must learn.mp4 25.8 MB
~Get Your Files Here !/2 - Digital systems/2 - Analog and Digital Systems.mp4 24.2 MB
~Get Your Files Here !/4 - Memory/17 - IP integrator in Vivado.mp4 24.0 MB
~Get Your Files Here !/5 - Processor options/25 - Learn TCL Commands to generate Micro blaze soft processor.mp4 23.8 MB
~Get Your Files Here !/2 - Digital systems/5 - Download and install Vivado.mp4 20.6 MB
~Get Your Files Here !/4 - Memory/16 - IP Flows.mp4 19.6 MB
~Get Your Files Here !/5 - Processor options/23 - Processor Options.mp4 18.3 MB
~Get Your Files Here !/4 - Memory/18 - Memory Controllers.mp4 18.1 MB
~Get Your Files Here !/6 - Conclusion/29 - Conclusion.mp4 18.0 MB
~Get Your Files Here !/3 - VHDL/9 - FPGA Design Flow.mp4 17.2 MB
~Get Your Files Here !/2 - Digital systems/4 - FPGA Architecture.mp4 17.0 MB
~Get Your Files Here !/3 - VHDL/11 - Vivado Design Tools.mp4 16.8 MB

猜你喜欢： Development Fpga Udemy DevCourseWeb Vivado 2020 Learn com Today

【压缩文件】 [ FreeCourseWeb.com ] PluralSight - Getting Started with FPGA Programming with VHDL.zip

收录时间:2021-05-08 文档个数:1 文档大小:502.5 MB 最近下载:2025-05-16 人气:1020 磁力链接

[ FreeCourseWeb.com ] PluralSight - Getting Started with FPGA Programming with VHDL.zip 502.5 MB

猜你喜欢： PluralSight zip VHDL FPGA Getting Started Programming FreeCourseWeb com

【压缩文件】 [ FreeCourseWeb.com ] Lynda - Learning Verilog for FPGA Development.zip

收录时间:2021-04-05 文档个数:1 文档大小:322.3 MB 最近下载:2025-05-16 人气:4700 磁力链接

[ FreeCourseWeb.com ] Lynda - Learning Verilog for FPGA Development.zip 322.3 MB

猜你喜欢： Development zip FPGA Lynda FreeCourseWeb Verilog Learning com

【影视】 FPGA Development in VHDL - Beyond the Basics

收录时间:2017-07-06 文档个数:91 文档大小:541.2 MB 最近下载:2025-05-16 人气:6161 磁力链接

03.Working with Custom Data Types/09.Summary.srt 832 Bytes
07.Testing Your Designs/05.Summary.srt 1.0 kB
04.Monitoring Signal States with Attributes/01.Overview.srt 1.1 kB
06.Constructing State Machines/07.Summary.srt 1.1 kB
07.Testing Your Designs/01.Overview.srt 1.1 kB
04.Monitoring Signal States with Attributes/06.Type Kind Attributes.srt 1.1 kB
06.Constructing State Machines/03.State Machine Types.srt 1.2 kB
03.Working with Custom Data Types/01.Overview.srt 1.3 kB
04.Monitoring Signal States with Attributes/02.What Are Attributes.srt 1.4 kB
06.Constructing State Machines/01.Overview.srt 1.4 kB
05.Keeping Code Organized with Subprograms and Packages/07.Summary.srt 1.4 kB
02.Developing for the FPGA/02.Module Overview.srt 1.5 kB
03.Working with Custom Data Types/04.Subtypes.srt 1.5 kB
05.Keeping Code Organized with Subprograms and Packages/01.Overview.srt 1.5 kB
02.Developing for the FPGA/08.Summary.srt 1.5 kB
04.Monitoring Signal States with Attributes/08.Summary.srt 1.7 kB
03.Working with Custom Data Types/05.Multidimensional Arrays.srt 1.8 kB
01.Course Overview/01.Course Overview.srt 2.0 kB
06.Constructing State Machines/02.What Is a State Machine.srt 2.2 kB
03.Working with Custom Data Types/06.Record Types.srt 2.6 kB

猜你喜欢： Development Basics Beyond VHDL FPGA

【压缩文件】 [ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 4 - Microprocessor Design.zip

收录时间:2021-04-08 文档个数:1 文档大小:1.8 GB 最近下载:2025-05-16 人气:2232 磁力链接

[ FreeCourseWeb.com ] Udemy - FPGA Embedded Design, Part 4 - Microprocessor Design.zip 1.8 GB

猜你喜欢： Design zip FPGA Embedded Udemy Part Microprocessor FreeCourseWeb com

【影视】 [CourseClub.Me] Coursera - FPGA computing systems Background knowledge and introductory materials

收录时间:2024-05-23 文档个数:230 文档大小:762.1 MB 最近下载:2025-05-16 人气:1441 磁力链接

07_design-flows/02_xilinx-partial-reconfiguration-design-flows/05_moudle-based-vs-partial-reconfiguration-design-flows.mp4 93.3 MB
04_examples-on-how-to-configure-an-fpga/01_an-example-on-how-to-configure-a-clb/01_4-inputs-1-output-or-lut-configuration-example.mp4 63.8 MB
04_examples-on-how-to-configure-an-fpga/01_an-example-on-how-to-configure-a-clb/02_from-the-lut-to-the-clb-configuration-example.mp4 49.7 MB
05_an-introduction-to-reconfigurations/04_a-classification-of-reconfigurations/02_a-classification-of-somc-reconfigurations.mp4 42.7 MB
05_an-introduction-to-reconfigurations/04_a-classification-of-reconfigurations/01_a-classification-of-soc-reconfigurations.mp4 36.7 MB
05_an-introduction-to-reconfigurations/02_the-5-w-s/01_the-5-w-s.mp4 28.1 MB
01_a-birds-eye-view-on-adaptive-computing-systems/03_adaptive-computing-systems/05_programmable-system-on-multiple-chip.mp4 27.4 MB
03_reconfigurable-computing-and-fpgas/01_getting-familiar-with-fpgas/03_fpga-basic-block-interconnections.mp4 24.2 MB
03_reconfigurable-computing-and-fpgas/02_on-how-to-configure-an-fpga/04_configuration-registers.mp4 23.3 MB
03_reconfigurable-computing-and-fpgas/01_getting-familiar-with-fpgas/02_fpga-basic-block-clbs-and-iobs.mp4 23.3 MB
07_design-flows/02_xilinx-partial-reconfiguration-design-flows/02_xilinx-difference-based-partial-reconfiguration.mp4 22.3 MB
01_a-birds-eye-view-on-adaptive-computing-systems/02_fpga-and-reconfiguration/01_fpga-and-reconfiguration-a-1st-definition.mp4 21.9 MB
05_an-introduction-to-reconfigurations/01_a-common-vocabulary/01_a-common-vocabulary.mp4 21.1 MB
01_a-birds-eye-view-on-adaptive-computing-systems/01_class-intro/03_the-needs-for-adaptation-an-overview.mp4 20.5 MB
07_design-flows/01_xilnx-design-flows-through-years/01_xilnx-design-flows-through-years.mp4 20.4 MB
07_design-flows/02_xilinx-partial-reconfiguration-design-flows/03_xilinx-module-based-partial-reconfiguration.mp4 20.2 MB
07_design-flows/02_xilinx-partial-reconfiguration-design-flows/04_xilinx-partial-reconfiguration-pr-flow.mp4 20.0 MB
07_design-flows/02_xilinx-partial-reconfiguration-design-flows/01_partial-reconfiguration-design-flows.mp4 20.0 MB
01_a-birds-eye-view-on-adaptive-computing-systems/03_adaptive-computing-systems/04_programmable-system-on-chip.mp4 18.1 MB
02_an-introduction-to-reconfigurable-computing/01_reconfigurable-computing/04_fpga-based-reconfigurable-computing.mp4 15.6 MB

猜你喜欢： Me CourseClub FPGA computing introductory Coursera materials systems Background knowledge

【安装包】 FPGA Advantage 8.1

收录时间:2017-02-10 文档个数:3 文档大小:644.1 MB 最近下载:2025-05-16 人气:886 磁力链接

Keygen/Mentor.kg.02.03.09.rar 873.4 kB
fa.exe 643.2 MB
READMEPC.TXT 4.8 kB

收录时间:2022-01-29 文档个数:53 文档大小:3.2 GB 最近下载:2025-05-16 人气:2831 磁力链接

~Get Your Files Here !/12. Processor Design and its VHDL/1. Simple Processor Design and its VHDL.mp4 489.0 MB
~Get Your Files Here !/5. Multiplexers and Shannon Expansion/1. Multiplexers and Shannon Expansion.mp4 323.1 MB
~Get Your Files Here !/4. VHDL Adders Multiplier Narrated/1. VHDL for adders, Multiplier.mp4 308.1 MB
~Get Your Files Here !/11. VHDL code of the bus design with SWAP operation/1. VHDL code of the bus design with SWAP operation.mp4 238.9 MB
~Get Your Files Here !/3. Half Adders, Full Adders, RCA, CLA/1. HA FA RCA CLA.mp4 209.8 MB
~Get Your Files Here !/7. Conditional statement generate statement/1. Conditional statement, Generate statement, Sequential Assignment, VHDL operators.mp4 205.8 MB
~Get Your Files Here !/6. Decoders Arithmetic Comparator Selected signal assignment/1. Decoders, Arithmetic Comparator, Selected signal assignment.mp4 199.4 MB
~Get Your Files Here !/13. Modelsim/3. Modelsim Tutorial 2.mp4 198.7 MB
~Get Your Files Here !/9. VHDL gated latches flipflops, registers and counter/1. VHDL for Latches, FlipFlops, registers and counters.mp4 166.1 MB
~Get Your Files Here !/10. VHDL parallel load counters and bus design/1. Parallel Load counters and bus design.mp4 163.5 MB
~Get Your Files Here !/1. Introduction/1. Introduction to CAD tools.mp4 152.4 MB
~Get Your Files Here !/13. Modelsim/2. Modelsim Tutorial 1.mp4 134.6 MB
~Get Your Files Here !/8. latches flipflops shift and parallel access registers/1. Latches, FlipFlops, parallel access and shift registers.mp4 122.1 MB
~Get Your Files Here !/2. Numbers Representations & LUTs, PLDs, FPGA/2. LUTs, PLDs, FPGA.mp4 116.6 MB
~Get Your Files Here !/2. Numbers Representations & LUTs, PLDs, FPGA/1. Numbers Representations.mp4 93.2 MB
~Get Your Files Here !/1. Introduction/1.1 Fundamentals Of Digital Logic With VHDL Design 3rd Edition.pdf 12.8 MB
~Get Your Files Here !/4. VHDL Adders Multiplier Narrated/1.1 CENG335 Lecture 2 VHDL Adders Multiplier Narrated.pptx 3.4 MB
~Get Your Files Here !/3. Half Adders, Full Adders, RCA, CLA/1.1 CENG335 Lecture 3 HA FA RCA CLA.pptx 3.0 MB
~Get Your Files Here !/5. Multiplexers and Shannon Expansion/1.1 CENG335 Lecture 4 Multiplexers and Shannon Expansion.pptx 2.6 MB
~Get Your Files Here !/12. Processor Design and its VHDL/1.6 Exercises_set1_solution_part2.pdf 2.5 MB

猜你喜欢： PLS FPGA VHDL Electronic Digital Udemy Learn TutPig com

【压缩文件】 [ FreeCourseWeb ] Lynda - Learning FPGA Development.rar

收录时间:2021-04-02 文档个数:1 文档大小:177.6 MB 最近下载:2025-05-16 人气:2113 磁力链接

[ FreeCourseWeb ] Lynda - Learning FPGA Development.rar 177.6 MB

猜你喜欢： Development FPGA Lynda rar Learning FreeCourseWeb

【压缩文件】 [ FreeCourseWeb.com ] Udemy - Xilinx VIVADO Beginner Course for FPGA Development in VHDL.zip

收录时间:2021-03-19 文档个数:1 文档大小:309.8 MB 最近下载:2025-05-16 人气:1415 磁力链接

[ FreeCourseWeb.com ] Udemy - Xilinx VIVADO Beginner Course for FPGA Development in VHDL.zip 309.8 MB

猜你喜欢： Development VHDL zip FPGA Beginner Course Udemy VIVADO FreeCourseWeb Xilinx

【其他】 Learn VHDL and FPGA Development with a BASYS 3

收录时间:2017-02-20 文档个数:3 文档大小:1.7 GB 最近下载:2025-05-16 人气:4717 磁力链接

Learn VHDL and FPGA Development with a BASYS 3.tgz 1.7 GB
Torrent downloaded from demonoid.pw.txt 46 Bytes
Torrent Downloaded From ExtraTorrent.cc.txt 352 Bytes

猜你喜欢： Development BASYS FPGA VHDL Learn

【压缩文件】 Bruno F. The FPGA Programming Handbook. An essential guide..FPGA design 2ed 2024

收录时间:2024-09-14 文档个数:6 文档大小:208.3 MB 最近下载:2025-05-16 人气:4986 磁力链接

Code_2021.zip 117.9 MB
Bruno F. The FPGA Programming Handbook. An essential guide..FPGA design 2ed 2024.pdf 31.4 MB
ColorImages.pdf 28.6 MB
Bruno F. FPGA Programming for Beginners...with SystemVerilog 2021.pdf 17.1 MB
ColorImages_2021.pdf 12.5 MB
Code.zip 697.3 kB

猜你喜欢： FPGA .. Programming essential 2024 Handbook Bruno design guide 2ed

【影视】 [ DevCourseWeb.com ] Udemy - Digital IC - FPGA Design P3 - Common Used Hardware Architectures

收录时间:2025-01-12 文档个数:8 文档大小:1.2 GB 最近下载:2025-05-16 人气:1306 磁力链接

~Get Your Files Here !/2 - SRAM/1 -Behavior of SRAM and Usage Suggestions.mp4 403.5 MB
~Get Your Files Here !/4 - Pipeline Design/2 -Pipeline Design Example BIN2BCD.mp4 315.3 MB
~Get Your Files Here !/3 - Handshake Interface and Synchronous FIFO/1 -Handshake Interface and Sync_FIFO.mp4 208.8 MB
~Get Your Files Here !/4 - Pipeline Design/1 -Pipeline Fundamental.mp4 132.6 MB
~Get Your Files Here !/3 - Handshake Interface and Synchronous FIFO/2 -Depth Calculation for FIFO.mp4 109.2 MB
~Get Your Files Here !/1 - Introduction/1 -Introduction.mp4 14.9 MB
~Get Your Files Here !/Bonus Resources.txt 386 Bytes
Get Bonus Downloads Here.url 182 Bytes

猜你喜欢： P3 Used Hardware FPGA Udemy DevCourseWeb Design Common Digital IC

【影视】 [ FreeCourseWeb.com ] Udemy - FPGA Design with MATLAB & Simulink

收录时间:2022-04-18 文档个数:43 文档大小:806.4 MB 最近下载:2025-05-16 人气:2075 磁力链接

~Get Your Files Here !/4. Section_4 Advance Design with HDL Coder/1. Section 4 Advance Design with HDL Coder Overview.mp4 162.5 MB
~Get Your Files Here !/3. Section_3 Project with System Generator/2. Section 3 Lab 30 Basic Project with System Generator.mp4 122.9 MB
~Get Your Files Here !/1. Section_1 Installation of MatlabSimulink and VIVADOISE/1. Installation of MatlabSimulink and VIVADOISE.mp4 74.3 MB
~Get Your Files Here !/6. Section_6 Zynq Development with System Generator & VIVADO/1. ZedBoard XADC+ Pmod Interfacing and Implementation on System Generator.mp4 65.7 MB
~Get Your Files Here !/3. Section_3 Project with System Generator/1. Section_3 Basic Project with System Generator Overview.mp4 58.3 MB
~Get Your Files Here !/2. Section_2 Introduction to HDL Coder and System Generator/1. Introduction to HDL Coder and System Generator Part I.mp4 55.8 MB
~Get Your Files Here !/1. Section_1 Installation of MatlabSimulink and VIVADOISE/2. Section 1 Lab 1 Basic Design with Simulink Environment.mp4 51.2 MB
~Get Your Files Here !/2. Section_2 Introduction to HDL Coder and System Generator/2. Introduction to HDL Coder and System Generator Part II.mp4 39.1 MB
~Get Your Files Here !/5. Section_5 Advanced Design with System Generator/1. Lab 51 FIR Filter Design.mp4 34.3 MB
~Get Your Files Here !/3. Section_3 Project with System Generator/3. Lab 31 Basic FFT Design with System Generator.mp4 33.1 MB
~Get Your Files Here !/4. Section_4 Advance Design with HDL Coder/2. LMS Filter Design_Advance Design with HDL Coder.mp4 29.4 MB
~Get Your Files Here !/5. Section_5 Advanced Design with System Generator/2. OFDM Transceiver Design and Simulation Part I Transmitter Section.mp4 19.5 MB
~Get Your Files Here !/3. Section_3 Project with System Generator/4. Lab 32 Creating Custom JTAG Configuration.mp4 18.7 MB
~Get Your Files Here !/5. Section_5 Advanced Design with System Generator/3. OFDM Transceiver Design and Simulation Part II Receiver Section & Simulation.mp4 18.6 MB
~Get Your Files Here !/3. Section_3 Project with System Generator/5. (Optional) Section_3 Lab 32 Demo JTAG Implementation on Spartan 3E from Sys Gen.mp4 11.1 MB
~Get Your Files Here !/4. Section_4 Advance Design with HDL Coder/hdl_coder_lms/original_speech.wav 4.0 MB
~Get Your Files Here !/4. Section_4 Advance Design with HDL Coder/Section-4-Advance-Design-with-HDL-Coder-with-installation-V2.pdf 3.2 MB
~Get Your Files Here !/2. Section_2 Introduction to HDL Coder and System Generator/Section-2-V2-Introduction-to-HDL-Coder-and-System-Generator.pdf 2.0 MB
~Get Your Files Here !/3. Section_3 Project with System Generator/Section-3-Basic-Project-with-System-Genrator-V2.pdf 1.3 MB
~Get Your Files Here !/1. Section_1 Installation of MatlabSimulink and VIVADOISE/Section-1-V2-Installing-Tools-Matlab-Simulink-and-ISE-VIVADO.pdf 1.1 MB

猜你喜欢： Simulink FPGA Udemy FreeCourseWeb MATLAB Design com

磁力管家

分享给好友

热门搜索